Catamaran: Low-Overhead Memory Safety Enforcement via Parallel Acceleration
Memory safety issues are the intrinsic diseases of C/C++ programs.
Dynamic memory safety enforcement as the dominant approach has an advantage in high effectiveness, yet suffers from prohibitively high runtime overhead.
Existing attempts to reduce the overhead are either labor-intensive, tightly dependent on specific hardware/compiler support, or poorly effective.
In this paper, we propose a novel technique to reduce time overhead by executing the dynamic checking code in parallel.
We leverage static dependence analysis and dynamic profit analysis to identify and dispatch the potential code to separate threads running simultaneously. We implemented a tool called Catamaran and evaluated it over a rich set of benchmarks.
The experimental results validate that Catamaran is able to significantly reduce the runtime overhead of the existing dynamic tools, without sacrificing capability of memory safety enforcement.
Thu 20 JulDisplayed time zone: Pacific Time (US & Canada) change
10:30 - 12:00 | ISSTA 10: Test OptimizationsTechnical Papers at Smith Classroom (Gates G10) Chair(s): Wing Lam University of Illinois at Urbana-Champaign | ||
10:30 15mTalk | More Precise Regression Test Selection via Reasoning about Semantics-Modifying ChangesACM SIGSOFT Distinguished Paper Technical Papers Yu Liu University of Texas at Austin, Jiyang Zhang University of Texas at Austin, Pengyu Nie University of Texas at Austin, Milos Gligoric University of Texas at Austin, Owolabi Legunsen Cornell University DOI | ||
10:45 15mTalk | Catamaran: Low-Overhead Memory Safety Enforcement via Parallel Acceleration Technical Papers Yiyu Zhang Nanjing University, Tianyi Liu Nanjing University, Zewen Sun Nanjing University, Zhe Chen Nanjing University of Aeronautics and Astronautics, Xuandong Li Nanjing University, Zhiqiang Zuo Nanjing University DOI | ||
11:00 15mTalk | Applying and Extending the Delta Debugging Algorithm for Elevator Dispatching Algorithms (Experience Paper) Technical Papers DOI Pre-print | ||
11:15 15mTalk | June: A Type Testability Transformation for Improved ATG Performance Technical Papers Dan Bruce University College London, David Kelly King’s College London, Hector Menendez King’s College London, Earl T. Barr University College London; Google DeepMind, David Clark University College London DOI | ||
11:30 15mTalk | Pattern-Based Peephole Optimizations with Java JIT Tests Technical Papers Zhiqiang Zang University of Texas at Austin, Aditya Thimmaiah University of Texas at Austin, Milos Gligoric University of Texas at Austin DOI Pre-print | ||
11:45 15mTalk | GPUHarbor: Testing GPU Memory Consistency at Large (Experience Paper)ACM SIGSOFT Distinguished Artifact Technical Papers Reese Levine University of California at Santa Cruz, Mingun Cho University of California at Davis, Devon McKee University of California at Santa Cruz, Andrew Quinn University of California at Santa Cruz, Tyler Sorensen University of California at Santa Cruz DOI | ||